Senior NPU Architect
🛡 岗位真实性核验
Ghost Job 检测🔒 公司官网拦截自动核验——不代表岗位失效,请直接访问申请页
信号由后台自动核验生成,仅供参考;判断权在你。设计案:GHOST-JOB-P1
EnCharge AI 是边缘到云计算先进 AI 硬件和软件系统的领导者。EnCharge 强大且可扩展的下一代内存计算技术,与当今一流的解决方案相比,可提供数量级更高的计算效率和密度。高性能架构与无缝软件集成相结合,将使 AI 的巨大潜力在功率、能源和空间受限的应用中得以实现。EnCharge AI 于 2022 年成立,由拥有半导体设……
职位描述 · 原文
EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems. About the Role EnCharge AI is seeking a Senior NPU Architect to join our Architecture Team. In this role, you will collaborate with a team of NPU and system architects, hardware engineers, and software teams to define and optimize key features in our AI accelerator with the cutting-edge in-memory computing technology. You will contribute to designing a holistic AI HW/SW solution that has the best performance and efficiency on the market for the latest AI/ML workloads, such as LLMs, diffusion models, CNNs, and more. Responsibilities Define and develop the spec, architecture, and micro-architecture of key architecture modules (such as the in-memory compute unit, on-chip network, and memory orchestration units) based on the requirements of the workloads and software deployment flow Contribute to the modeling of aforementioned key architecture modules in our C++ simulation framework to ensure a functional implementation of the features Collaborate with the design verification team to deliver a strategy and infrastructure for the testing of the architecture features within said modules Work with the software team and other architects to analyze the performance and efficiency of the architecture modules for key workloads, identify performance bottlenecks, and guide architectural decisions Stay up to date with the latest trends and research in AI workloads, architectures, and applications to help define a path for the future generations of architectures Qualifications BS or MS in EE, CS, or a related field with 5-8 years of relevant experience. Preferred: Ph.D. in a related field with 2-4 years of relevant experience. Understanding in computer architecture, digital design, and micro-architecture concepts Familiarity with AI/ML algorithms, frameworks, and workloads Programming experience in C/C++ and Python Experience with HDLs such as Verilog or System Verilog The salary range for this position is $180,000 to $240,000 USD ($175,000 to $245,000 CAD) per year. Actual compensation offered will be determined based on job-related knowledge, skills, and experience. Originally posted on Himalayas
公司 · Company
—
⚑ 岗位信息收录自公开招聘页(Himalayas),以雇主官网为准