岗位大厅/Engineering/Design Verification Engineer

Fortaegis Technologies · 89天前 · 来源 雇主官网

Design Verification Engineer

Amsterdam现场办公
全职Engineering
薪资未披露
A 轮
团队 51–200 人

🛡 岗位真实性核验

Ghost Job 检测

🛡 申请链接 核验有效

信号由后台自动核验生成,仅供参考;判断权在你。设计案:GHOST-JOB-P1

🎯

必备技能

EthernetFPGANetworkingPCIeSystemVerilogUvm

免费注册后解锁"你的匹配分 vs 高分画像"与个人技能缺口。

💼

职位描述

<h3>Job description</h3><p><span>Fortaegis is a fast-scaling, highly ambitious and cutting-edge semiconductor company. We are looking for a Design Verification Engineer responsible for verifying RTL designs for FPGA and ASIC-based products. The role focuses on ensuring that system-level and block-level requirements are correctly implemented in hardware designs and identifying functional issues early. We are looking for candidates with not only an exceptional skillset, but also an exceptional mindset, willing to go above and beyond to make our hardware engineering team<em> </em>even better.</span></p><p></p><h3>Job requirements</h3><ul><li><p>5+ years of experience in RTL functional verification for FPGA and/or ASIC designs</p></li><li><p>Advanced knowledge of SystemVerilog and UVM</p></li><li><p>Hands-on experience with verification EDA tools (e.g., Siemens, Cadence, Synopsys)</p></li><li><p>Strong analytical and problem-solving abilities with keen attention to detail</p></li><li><p>Experience with formal verification techniques is a plus</p></li><li><p>High-speed networking (Ethernet, PCIe) or cryptographic IP experience is advantageous</p></li><li><p>Effective communication, teamwork skills and ability to collaborate across functions</p></li><li><p>Ability to take ownership and solve problems beyond the scope of the job description, with a flexible, solution-oriented mindset</p></li></ul><p></p><h3>Job responsibilities</h3><ul><li><p>Develop and execute verification strategies for intricate FPGA and ASIC RTL designs</p></li><li><p>Design, implement, and maintain verification environments, including automated test suites and infrastructure, following industry-standard methodologies</p></li><li><p>Identify, debug, and document design issues, collaborating closely with design engineers to validate functionality and performance</p></li><li><p>Implement coverage-focused verification approaches to achieve thorough verification of all design features</p></li><li><p>Coordinate with design, architecture, and software teams to ensure smooth integration and verification of designs</p></li><li><p>Stay up-to-date with verification tools, methodologies, and best practices</p></li></ul><p></p><h3>Additional information</h3><p><span>The successful candidate will have the unique opportunity to participate in shaping the future of our visionary company, contributing to the development of ultra-secure and high-performance products. They will be part of a dynamic and innovative team, working in a collaborative and technically rewarding environment at the forefront of semiconductor technology.</span></p><p></p><p></p>

🈯 翻译这份 JD · 红灯 0 / 黄灯 0 / 绿灯 1点开 ▾
可以投——没有红灯,黄灯问题放进面试清单问清即可。
plus → 加分项,不是门槛
词典只标"常见信号",不对公司下结论——红灯 = 面试里该当面确认的问题。想自己翻别的 JD:JD 翻译器 →
🏢

公司 · Company

Fortaegis Technologies

Fortaegis Technologies is an Amsterdam-based deep-tech semiconductor and cybersecurity company that develops a unified Secure Compute architecture. The company

Amsterdam团队 51–200 人A 轮来源:雇主官网

⚑ 岗位信息收录自公开招聘页(雇主官网),以雇主官网为准