Electrical Manufacturing Engineer

Atlanta, Georgia, United States办公方式未标注

全职Engineering

薪资未披露

🛡 岗位真实性核验

Ghost Job 检测

🔒 公司官网拦截自动核验——不代表岗位失效，请直接访问申请页

信号由后台自动核验生成，仅供参考；判断权在你。设计案：GHOST-JOB-P1

🎯

必备技能

AIAccessibilityAltiumAssemblyAutomationBashC++Computer VisionDesign for Manufacturing (DFM)Embedded Software

免费注册后解锁"你的匹配分 vs 高分画像"与个人技能缺口。

💼

职位描述

<div class="content-intro">Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century’s most innovative companies to the defense industry, Anduril is changing how military systems are designed, built and sold. Anduril’s family of systems is powered by Lattice OS, an AI-powered operating system that turns thousands of data streams into a realtime, 3D command and control center. As the world enters an era of strategic competition, Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not years.</div>Anduril’s Manufacturing Engineering team is responsible for rapidly iterating, scaling, and sustaining cutting-edge defense hardware, including autonomous flight vehicles, intelligent ground systems, radar, and sensor payloads. We bridge the gap between complex electrical architecture and physical hardware production. 
As an Electrical Manufacturing Engineer, you will serve as the technical authority for Circuit Card Assemblies (CCA/PCBA), embedded electronics manufacturing, and production test definition across both New Product Introduction (NPI) and rate production. You will embed with hardware design teams to drive rigorous Electrical DFM/DFA/DFT, define manufacturing test coverage and strategies to guide dedicated test engineering teams, lead embedded hardware bring-up on the line, and partner with world-class Electronics Manufacturing Services (EMS) suppliers to achieve high-yield, mission-critical reliability. 
If you are a hands-on electrical problem-solver who understands hardware at the silicon, board, and systems level—and wants to build scalable manufacturing processes for next-generation defense systems—this role is for you. 
 WHAT YOU'LL DO 
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">PCBA Design for Manufacturability & Assembly (DFM / DFA): 
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Partner directly with Electrical Hardware Design Engineers during schematic capture and layout to optimize complex multilayer rigid and rigid-flex boards for automated SMT production. </li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Review board layouts in Altium Designer, Cadence Allegro, or Mentor Graphics to verify pad geometries, solder mask dams, trace clearances, via-in-pad plating, and component spacing to maximize assembly yields. </li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Review component footprint, connector section, and active IC packages to ensure manufacturability and functionality with production processes.   </li>
</ul>
</li>
</ul>
<ul>
<li>Production Test Strategy & Process Definition: 
<ul>
<li>Ensure the manufacturing test strategy across board and sub-assembly levels are executable. In-Circuit Testing (ICT bed-of-nails), flying probe, boundary scan (JTAG), and connectorized functional verification tests (FVT). Establish test limits, pass/fail criteria, and fault-coverage metrics to hand off to the Manufacturing Test Engineering team.</li>
<li>Design for Testability (DFT): Partner with Electrical Design Engineers during schematic capture and layout to drive strict DFT guidelines—ensuring adequate test point density, probe access, net observability, and connector accessibility required for production test fixtures.</li>
<li>Test Sequence & Process Integration: Define standard test processes, routing sequences, and flashing/calibration workflows for the factory floor. Work closely with the Manufacturing Test Engineering team to ensure their automated test fixtures, instrumentation racks, and software suites integrate seamlessly into production line routings and MES data tracking.</li>
<li>Test Failure Disposition & Testability Feedback: Analyze production test yield fallout and telemetry to identify whether failures stem from component defects, SMT process variation, or test fixture/coverage escapes, feeding actionable data back into the test and design loops. </li>
</ul>
</li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Embedded Hardware Bring-Up, Firmware, & Automation:
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Develop and utilize diagnostic scripts in Python and Bash to exercise board interfaces, log diagnostic telemetry, and support hardware verification during initial manufacturing bring-up.</li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Support initial board bring-up on the manufacturing line across modern embedded compute platforms, such as AMD/Xilinx Zynq UltraScale+ SoCs, ARM Cortex processors, and high-speed memory interfaces.</li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Define production flashing, secure-key provisioning, and interface validation procedures over embedded buses and protocols: MIL-STD-1553, PCIe, Ethernet, CAN, SPI, I2C, UART, and JTAG.</li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Collaborate with Embedded Software, FPGA, and Test Engineering teams to specify low-level test hooks, firmware images (C/C++), or register-level diagnostic routines needed to validate hardware health. </li>
</ul>
</li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="4" data-aria-level="1">Mil-Spec Quality, Standards, & Failure Analysis:
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="4" data-aria-level="1">Enforce high-reliability aerospace workmanship standards across internal integration lines and external EMS suppliers in accordance with IPC-A-610 and IPC/WHMA-J-STD-001 (Class 3 criteria).</li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="4" data-aria-level="1">Lead electrical failure analysis (FA) and root-cause investigations (8D) on production fallouts: evaluate microsections, X-ray (AXI) inspections, solder bridging, component counterfeit screening, and ESD damage down to the component level.</li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="4" data-aria-level="1">Support environmental stress screening (ESS), including manufacturing screening strategies aligned with MIL-STD-810 (vibration/shock/thermal), MIL-STD-461 (EMI/EMC), and MIL-STD-704 (power quality) guidelines. </li>
</ul>
</li>
</ul>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="5" data-aria-level="1">EMS Partner Management & Production Line Integration:
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="5" data-aria-level="1">Qualify and audit external PCBA contract manufacturers (EMS), reviewing SMT stencil designs, solder paste inspection (SPI), automated optical inspection (AOI), reflow thermal profiles, and conformal coating/potting applications.</li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="5" data-aria-level="1">Transition Engineering BOMs (eBOMs) into production-ready Manufacturing BOMs (mBOMs) within PLM (Teamcenter), ensuring electrical alternate components are qualified and traceable.</li>
<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="5" data-aria-level="1">Author clear standard operating procedures (SOPs) and work instructions for electronics handling, ESD control, wire harness interconnects, and module-level box builds. </li>
</ul>
</li>
</ul>
 REQUIRED QUALIFICATIONS 
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">B.S. in Electrical Engineering, Computer Engineering, or equivalent engineering field. </li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">3+ years of experience in an electrical manufacturing, PCBA industrialization, or hardware engineering role with heavy exposure to board-level manufacturing and integration (aerospace, defense, automotive, medical, or telecommunications).</li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Proficiency with ECAD tools: Experience navigating, reviewing, and redlining schematics and layouts in Altium Designer, Cadence Allegro, or Mentor Graphics/PADS.</li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Hands-on PCBA production experience: Deep understanding of SMT manufacturing, component placement, reflow profiling, wave/selective soldering, and DFM principles for rigid and rigid-flex boards.</li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Test process & DFT background: Demonstrated experience defining test coverage, test point guidelines, and manufacturing test strategies (ICT bed-of-nails, functional verification, boundary scan) to inform dedicated test engineering teams.</li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Scripting & automation skills: Proficiency with Python or Bash for automated hardware interaction, instrument control, or test log parsing.</li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Embedded protocols: Hands-on experience debugging, flashing, or testing over standard interfaces: CAN, Ethernet, I2C, SPI, UART, and JTAG.</li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">Working knowledge of IPC-A-610 and IPC J-STD-001 electronic assembly standards.</li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1">U.S. Person status is required as this position needs to access export-controlled data. </li>
</ul>
 PREFERRED QUALIFICATIONS 
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="3" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804"

🈯 翻译这份 JD · 红灯 0 / 黄灯 0 / 绿灯 0点开 ▾

没扫到常见信号词。这份 JD 直白得不常见——面试里照常确认节奏、汇报线和薪酬范围就好。

没扫到常见信号词——这份 JD 直白得不常见。照常确认节奏、汇报线和薪酬范围。

词典只标"常见信号"，不对公司下结论——红灯 = 面试里该当面确认的问题。想自己翻别的 JD：JD 翻译器 →

🏢

公司 · Company

Anduril Industries

—

Atlanta, Georgia, United States来源：ATS 官方

⚑ 岗位信息收录自公开招聘页（ATS 官方），以雇主官网为准