岗位大厅/Engineering/Senior/Principal System Architect – Ethernet PHY & High-Speed Interconnect (m/f/d)

Huawei · 228天前 · 来源 ATS 官方

Senior/Principal System Architect – Ethernet PHY & High-Speed Interconnect (m/f/d)

München, DE办公方式未标注
全职Engineering
薪资未披露

🛡 岗位真实性核验

Ghost Job 检测

🛡 申请链接 核验有效

信号由后台自动核验生成,仅供参考;判断权在你。设计案:GHOST-JOB-P1

🎯

必备技能

AIEthernetMATLABNetworkingPythonSerDesSignal IntegritySignal Processing

免费注册后解锁"你的匹配分 vs 高分画像"与个人技能缺口。

💼

职位描述

<p><span><strong>Huawei Heisenberg Research Center (Munich)</strong> drives advanced research and innovation in next-generation communication technologies, combining system architecture, modeling, and strategic engineering to shape future products and contribute to industry direction and standards.</span></p><p class="a"><span><strong>The Applied Network Technology Lab (ANTL) </strong>in Munich is expanding its research activities in next-generation Ethernet and high-speed interconnect technologies for data center networks. A key focus area is the physical layer (PHY), where increasing data rates introduce new challenges in signal integrity, non-linearities, and system-level optimization.</span></p><p class="a"><span>We are looking for an experienced architect who can bridge deep technical analysis with long-term technology strategy, translating complex system behavior into scalable architectural solutions that will influence future products and industry standards.</span></p><p class="a"><span>This is a highly influential role operating at the intersection of system architecture, advanced modelling and standards development.</span></p><p><span>Join the ANTL Ethernet Team as a</span></p><p><span><strong>Senior/Principal System Architect (m/f/d)</strong></span></p><p></p><p><span><strong>Your mission</strong></span></p><ul><li class="MsoNormal"><p><span>Define and and employ end-to-end PHY system models for architecture decision, covering channel behavior, TX/RX impairments, data converter constraints and associated non-idealities.</span></p></li><li class="MsoNormal"><p><span>Lead architecture trade-off studies across performance, power, bandwidth, BER, latency and implementation feasibility.</span></p></li><li class="MsoNormal"><p><span>Evaluate equalization and signal processing techniques under realistic system limitations and hardware impairments.</span></p></li><li class="MsoNormal"><p><span>Translate complex simulation results, impairment analysis and implementation constraints into clear, data-driven architectural recommendations and engineering insights.</span></p></li><li class="MsoNormal"><p><span>Define system-level constraints, performance budgets and identify optimization opportunities for future Ethernet PHY architectures.</span></p></li><li class="MsoNormal"><p><span>Monitor emerging Ethernet technologies and analyze standards, including IEEE 802.3, UEC, OIF and MSA activities, to identify opportunities for innovation.</span></p></li><li class="MsoNormal"><p><span>Shape technical positions and contribute to industry standards discussions through robust technical analysis.</span></p></li><li class="MsoNormal"><p><span>Provide technical leadership, architecture guidance and mentorship to engineers across multidisciplinary teams.</span></p></li><li class="MsoNormal"><p><span>Collaborate with universities, research institutes and external partners to help shape future PHY concepts.</span></p></li></ul><p></p><p><span><strong>Your profile/areas of expertise</strong></span></p><p class="MsoNormal"><span><strong>Essential</strong></span></p><ul><li class="MsoNormal"><p><span>Master's degree and/or PhD in Electrical Engineering, Electronic Engineering, Computer Science or a related discipline.</span></p></li><li class="MsoNormal"><p><span>Strong experience with high-speed PHY, SerDes system or wireline communication system architecture.</span></p></li><li class="MsoNormal"><p><span>Solid understanding of Ethernet PHY architecture, including channel modelling, equalization, jitter, noise analysis and system-level data converter impact on link performance.</span></p></li><li class="MsoNormal"><p><span>Proficiency in Python, MATLAB or similar system-level simulation environments for architecture exploration and trade-off analysis.</span></p></li><li class="MsoNormal"><p><span>Ability to abstract complex physical phenomena into accurate and actionable system models and architecture trade-offs.</span></p></li><li class="MsoNormal"><p><span>Proven ability to make architecture decisions under technical uncertainty and clearly communicate assumptions, risks and trade-offs.</span></p></li><li class="MsoNormal"><p><span>Excellent communication and collaboration skills in international environments.</span></p></li><li class="MsoNormal"><p><span>Full professional proficiency in English.</span></p></li></ul><p class="MsoNormal"><span><strong>Preferred</strong></span></p><ul><li class="MsoNormal"><p><span>Experience with ≥100Gb/s per lane systems.</span></p></li><li class="MsoNormal"><p><span>Familiarity with IEEE Ethernet standards activities, UEC, OIF and MSA ecosystems, including how standards decisions influence PHY architecture choices.</span></p></li><li class="MsoNormal"><p><span>Experience contributing to standards discussions, technical papers or industry forums.</span></p></li><li class="MsoNormal"><p><span>German and/or Chinese language skills.</span></p></li></ul><p class="MsoNormal"><span>Some international travel will be required as part of the role.</span></p><p><span>By applying to this position, you agree with our Recruitment Privacy Statement. You can read in full our privacy policy </span><a target="_blank" href="http://career.huawei.com/reccampportal/portal/hrd/weu_rec_all.html"><span>here</span></a><span>.</span></p><p></p><p><span><strong>Why join us?</strong></span></p><ul><li class="MsoNormal"><p><span>Influence the future direction of Ethernet and AI data center networking technologies.</span></p></li><li class="MsoNormal"><p><span>Shape system architectures and contribute to industry standards.</span></p></li><li class="MsoNormal"><p><span>Work on long-term research challenges with global impact.</span></p></li><li class="MsoNormal"><p><span>Collaborate with leading universities, research institutes and international experts.</span></p></li><li class="MsoNormal"><p><span>Operate at the intersection of research, architecture and real-world technology deployment.</span></p></li><li><p><span>Our diverse and welcoming environment is shaped by different backgrounds and around 40 individual nationalities.</span></p></li><li><p><span>Self-responsible work in a competent, motivated and constantly growing team.</span></p></li><li><p><span>We offer healthy meals ranging from traditional Chinese to western delicacies in our famous company canteen.</span></p></li><li><p><span>To keep your development ongoing, you will find a broad range of training opportunities. Many online and face-to-face training programs incl. language courses in German and Mandarin.</span></p></li></ul><p></p><p><span>Please send your application and CV (incl. cover letter and reference letters) in English.</span></p><p></p><p><strong>Huawei </strong>is a leading global information and communications technology (ICT) solutions provider. Our ICT solutions, products and services are used in more than 170 countries and regions, serving over one-third of the world's population. With 208,000 employees, Huawei is committed to develop the future information society and build a Better Connected World.</p>

🈯 翻译这份 JD · 红灯 0 / 黄灯 0 / 绿灯 0点开 ▾
没扫到常见信号词。这份 JD 直白得不常见——面试里照常确认节奏、汇报线和薪酬范围就好。
没扫到常见信号词——这份 JD 直白得不常见。照常确认节奏、汇报线和薪酬范围。
词典只标"常见信号",不对公司下结论——红灯 = 面试里该当面确认的问题。想自己翻别的 JD:JD 翻译器 →
🏢

公司 · Company

Huawei

—

München, DE来源:ATS 官方

⚑ 岗位信息收录自公开招聘页(ATS 官方),以雇主官网为准