岗位大厅/Engineering/FPGA Engineer

Kandou AI · 59天前 · 来源 ATS 官方

FPGA Engineer

Hyderabad办公方式未标注
全职Engineering
薪资未披露

🛡 岗位真实性核验

Ghost Job 检测

⏳ 岗位入库已 2 天

🛡 申请链接 2026-10-26 核验有效

📈 该公司近 30 天发布 42 个岗位——扩张招聘中,属加分信号

信号由后台自动核验生成,仅供参考;判断权在你。设计案:GHOST-JOB-P1

🎯

必备技能

AICEthernetFPGALinuxNetworkingPCIePrototypingPythonVerilog

免费注册后解锁"你的匹配分 vs 高分画像"与个人技能缺口。

💼

职位描述

We are actively seeking an FPGA Design Engineer based in Hyderabad, India.

Responsibility:

- Will be a key member of a small FPGA team that will own prototyping of Kandou’s architectures in FPGA

- Will need to work independently with low day-to-day supervision and own FPGA projects

- Will work with Kandou’s architecture and system software teams on FPGA prototyping and participate in the entire lifecycle of project including support.

- Will participate in technical discussions with IP providers and be responsible for driving some of them.

‪Skills:

- Demonstrated RTL development skills of 5+ years, only 1 can be academic

- Proficiency in Verilog and C programming is expected. Proficiency in using Linux for lab testing is expected.

- Working exposure for SystemC and scripting (Python) is desired.

- Clear understanding and usage of AXI and related AMBA protocols to connect multiple logical blocks in an FPGA

- Demonstrated computer architecture understanding in at least one of processors, PCIe , ethernet or storage protocols

‪Preferred Experience:

- Must have shipping FPGA design in at least one of the following: compute accelerators, networking, storage, processor prototyping

- Must have micro-architected, designed & shipped at least two key logic functions of high or medium complexity in an FPGA design

- Must have participated in lab bring up & validation of shipping FPGAs in the lab and in deployed use

- Must be familiar with Xilinx development tool chain and Versal, Virtex FPGAs

- Preferred: Deep exposure to PCIe devices – protocol design & lab work

- Preferred: Deep exposure to data path blocks (PCIe, Networking or storage) that involved embedded processors in the FPGA.

Education

- 4 year Bachelor of Tech/Engineering/equivalent in Computer Science, Computer Engineering, Electronics or related field

- Master of Tech/Engineering/equivalent in Computer Science, Computer Engineering, Electronics or related field is a plus but not required.

If this is the role you have been looking for and you want to be part of a growing Company, with an exciting future then we would really love to hear from you. Together We Kandou It !

Visit us at www.kandou.ai http://www.kandou.ai and https://www.linkedin.com/company/kandou-ai/

🈯 翻译这份 JD · 红灯 0 / 黄灯 0 / 绿灯 1点开 ▾
可以投——没有红灯,黄灯问题放进面试清单问清即可。
plus → 加分项,不是门槛
词典只标"常见信号",不对公司下结论——红灯 = 面试里该当面确认的问题。想自己翻别的 JD:JD 翻译器 →
🏢

公司 · Company

Kandou AI

—

Hyderabad来源:ATS 官方

⚑ 岗位信息收录自公开招聘页(ATS 官方),以雇主官网为准